We report the first demonstration of a Diamond-Like Carbon (DLC) compressive-stress liner directly deposited on p-channel Field-Effect Transistor (p-FET). All previous technology demonstrations of the DLC high-stress liner technology employed a SiO 2 layer with a thickness of ~10 nm between the DLC and the p-FET. The new DLC technology reported here eliminates the SiO 2 layer, provides better scalability, simpler process integration, and possibly higher stress coupling efficiency. Integration of the DLC liner in strained p-FETs led to a significant drive current enhancement of 39% over unstrained control p-FETs.
INTRODUCTION
Diamond-like carbon (DLC) has a much higher intrinsic compressive stress (5 to 6 GPa) than the conventional SiN (≤ 3.5 GPa). DLC has been demonstrated as a high-stress liner on p-channel MOSFETs with various device structures, including planar, SOI, and multi-gate devices [1] - [4] . DLC has also been combined with other stressors such as SiGe source and drain (S/D) stressors [5] . However, in the initial stage of development for the DLC liner technology, a SiO 2 liner was inserted between DLC liner and the underlying p-FET for possible improvement of adhesion. However, this compromises the scalability and process simplicity of DLC technology, and may also reduce the channel stress induced by the DLC liner, especially when the SiO 2 layer is too thick.
In this paper, we report the first demonstration of the direct deposition of DLC high stress liner on p-FETs for enhancement of hole mobility and drive current performance. Process development efforts will be discussed. We will investigate the performance enhancement brought by the improved DLC liner technology.
MATERIALS CHARACTERIZATION
DLC films were deposited on 8-inch bulk Si substrates using a filtered cathodic arc (FCA) deposition system. Various substrate biases were applied, and the DLC films were characterized using UV Raman Spectroscopy. A higher sp 3 content in DLC generally gives a more insulating film (lower conductivity) and higher intrinsic stress. DLC films with high sp 3 content show two peaks in their UV Raman spectrum, one at ~1100 cm -1 (referred to as "T" peak), the other at ~1600 cm -1 (referred to as "G" peak) (Fig. 1 ), having intensities I T and I G , respectively. A substrate bias of 95 V was selected for device integration as it gives a G peak position that is most shifted to the right (Fig. 1) as well as the highest value for I T /(I T +I G ) (Fig. 2) , both indicating high sp 3 content [6] .
DEVICE FABRICATION
P-FETs used in this study were fabricated on eight-inch bulk Si substrates. Schematics of p-FETs studied here are shown in Fig. 3 (a) -(c). After forming the gate stack (pre-doped poly-Si on ~2.6 nm SiO 2 ) and S/D extension, SiN spacers were formed with a SiO 2 spacer liner. Nickel salicidation was then performed. For p-FETs in Fig. 3 (b) and (c), a DLC film with a thickness of ~33 nm or ~26 nm respectively, was directly deposited on p-FET devices under a substrate bias of 95 V. DLC having ~5 GPa intrinsic compressive stress was adopted in this work. Contact formation was then performed to complete the device fabrication. DLC deposition conditions were optimized in consideration of intrinsic stress, resistivity, and adhesion. Strict measures of wafer cleaning and transfer of wafers to vacuum chamber were adopted for better adhesion between DLC liner and the underneath p-FET, as surface cleanliness was found to have a large impact on adhesion. Fig. 4 shows a TEM image of a p-FET (L G = ~85 nm) with a ~33 nm thick DLC liner directly deposited on top. Good adhesion between the DLC liner and the p-FET was observed.
RESULTS AND DISCUSSION
Fig . 5 compares the I off -I on characteristics of p-FETs without DLC liner and with DLC liners having various thicknesses. Direct deposition of DLC liner with a thickness of ~33 nm and ~26 nm gives rise to 39 % and 16 % I on enhancement, respectively, as compared with an unstrained control p-FET. Similarly, the |I SD |-V DS characteristics in Fig. 6 shows that a 43 % drain current enhancement is observed for p-FETs with ~33 nm DLC liner over the control p-FETs. P-FETs with ~26 nm DLC show a 19 % saturation drain current improvement. Fig. 7 shows that at V DS = -50 mV and V GS = -1 V, the linear drain current enhancement is 70 % and 36 % for p-FETs with a DLC liner thickness of ~33 nm and ~26 nm, respectively. Fig. 8 compares the transconductance of strained and unstrained p-FETs. A peak transconductance enhancement of ~90 % was observed on p-FET with ~33 nm DLC liner, indicating substantial hole carrier mobility enhancement. Fig. 9 shows that at a fixed Drain Induced Barrier Lowering (DIBL) of 150 mV/V, the saturation drain current taken at a gate overdrive (V GS -V T ) of -1 V is enhanced by 56 % and 25 % for p-FETs with DLC liner thickness of ~33 nm and ~26 nm, respectively. Fig. 10 demonstrates that there are no significant differences in DIBL among strained and unstrained p-FETs. Fig. 11 compares saturation threshold voltage of p-FETs with and without DLC liner, with V T,sat taken at |I SD | = 100 nA×W/L G , where W is the gate width. It can be observed that a thicker DLC liner, presumably giving a higher channel stress, generally gives a smaller V T,sat . Similarly, Fig. 12 shows that a higher channel stress results in smaller V T,lin .
CONCLUSION
The first demonstration of a DLC compressive-stress liner directly deposited on p-FETs was reported. The new DLC technology does not employ a SiO 2 layer, providing better liner stressor scalability and simpler process integration, as compared with prior work. A drive current enhancement of 39 % was reported for strained p-FETs integrated with DLC liner, over unstrained control p-FETs. 
